Simultaneous memory and bus partitioning for SoC architectures

Suresh Srinivasan, Federico Angiolini, Martino Ruggiero, Luca Benini, N. Vijaykrishnan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Scopus citations


There has been a continued proliferation in the demand for application specific System on Chip Cores in the recent years. Meeting the power budget constraint continues to be a major challenge for the designers architecting such systems. In this work, we demonstrate that simultaneous partitioning of the bus and memory subsystem into smaller segments can be an effective mechanism for reducing the energy consumption of a SoC. We present a genetic algorithm based search mechanism to determine a system configuration that is energy-efficient and validate the effectiveness of the configuration using a cycle-accurate virtual platform for a multiprocessor SoC. Our results using various applications show that the proposed approach gives significant energy savings and accentuates the benefits of previously proposed bus and memory partitioning schemes applied individually or in combination.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International SOC Conference, 2005 SOCC
EditorsD. Ha, R. Krishnamurthy, S. Kim, A. Marshall
Number of pages4
StatePublished - Dec 1 2005
Event2005 IEEE International SOC Conference - Herndon, VA, United States
Duration: Sep 25 2005Sep 28 2005

Publication series

NameProceedings - IEEE International SOC Conference


Other2005 IEEE International SOC Conference
Country/TerritoryUnited States
CityHerndon, VA

All Science Journal Classification (ASJC) codes

  • General Engineering


Dive into the research topics of 'Simultaneous memory and bus partitioning for SoC architectures'. Together they form a unique fingerprint.

Cite this