Soudan 2 data acquisition and trigger electronics

J. Dawson, R. Laird, E. May, N. Mondal, J. Schlereth, N. Solomey, J. Thron, S. Heppelmann

Research output: Contribution to journalArticlepeer-review


The 1.1 kton Soudan 2 detector is read out by 16K anode wires and 32K cathode strips. Preamps from each wire or strip are bussed together in groups of 8 to reduce the number of ADC channels. The resulting 6144 channels of ionization signal are flash-digitized every 150 ns and stored in RAM. The raw data hit patterns are continually compared with programmable trigger multiplicity and adjacency conditions. The data acquisition process is managed in a system of 24 parallel crates each containing an Intel 8086 microprocessors, which supervises a pipe-lined data compactors, and allows transfer of the compacted data via CAMAC to the host computer. The 8086's also manage the local trigger conditions and can perform some parallel processing of the data. Due to the scale of the system and multiplicity of identical channels, semi-custom gate array chips are used for much of the logic, utilizing 2.5 micron CMOS technology.

Original languageEnglish (US)
Pages (from-to)1353-1356
Number of pages4
JournalIEEE Transactions on Nuclear Science
Issue number4
StatePublished - Aug 1985

All Science Journal Classification (ASJC) codes

  • Nuclear and High Energy Physics
  • Nuclear Energy and Engineering
  • Electrical and Electronic Engineering


Dive into the research topics of 'Soudan 2 data acquisition and trigger electronics'. Together they form a unique fingerprint.

Cite this