SPARTA: Simulation of physics on a real-time architecture

Benjamin Bishop; Thomas P. Kelliher; Mary Jane Irwin

SPARTA: Simulation of physics on a real-time architecture

Benjamin Bishop, Thomas P. Kelliher, Mary Jane Irwin

Research output: Contribution to journal › Conference article › peer-review

Abstract

In this paper, we discuss hardware acceleration for real-time physical modeling that would allow for realistic virtual environments. Additionally, we propose algorithms and their architectural implementation (SPARTA), which is specifically tuned for real-time use. We expect performance orders of magnitude higher than general-purpose CPUs.

Original language	English (US)
Pages (from-to)	177-182
Number of pages	6
Journal	Proceedings of the IEEE Great Lakes Symposium on VLSI
State	Published - Jan 1 2000
Event	GLSVLSI 2000: 10th Great Lakes Symposium on VLSI - Chicago, IL, USA Duration: Mar 2 2000 → Mar 4 2000

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Cite this

@article{0a7d99e96a2e4595979f01369586d01a,

title = "SPARTA: Simulation of physics on a real-time architecture",

abstract = "In this paper, we discuss hardware acceleration for real-time physical modeling that would allow for realistic virtual environments. Additionally, we propose algorithms and their architectural implementation (SPARTA), which is specifically tuned for real-time use. We expect performance orders of magnitude higher than general-purpose CPUs.",

author = "Benjamin Bishop and Kelliher, {Thomas P.} and Irwin, {Mary Jane}",

year = "2000",

month = jan,

day = "1",

language = "English (US)",

pages = "177--182",

journal = "Proceedings of the IEEE Great Lakes Symposium on VLSI",

issn = "1066-1395",

publisher = "IEEE Computer Society",

note = "GLSVLSI 2000: 10th Great Lakes Symposium on VLSI ; Conference date: 02-03-2000 Through 04-03-2000",

}

TY - JOUR

T1 - SPARTA

T2 - GLSVLSI 2000: 10th Great Lakes Symposium on VLSI

AU - Bishop, Benjamin

AU - Kelliher, Thomas P.

AU - Irwin, Mary Jane

PY - 2000/1/1

Y1 - 2000/1/1

N2 - In this paper, we discuss hardware acceleration for real-time physical modeling that would allow for realistic virtual environments. Additionally, we propose algorithms and their architectural implementation (SPARTA), which is specifically tuned for real-time use. We expect performance orders of magnitude higher than general-purpose CPUs.

AB - In this paper, we discuss hardware acceleration for real-time physical modeling that would allow for realistic virtual environments. Additionally, we propose algorithms and their architectural implementation (SPARTA), which is specifically tuned for real-time use. We expect performance orders of magnitude higher than general-purpose CPUs.

UR - http://www.scopus.com/inward/record.url?scp=0033682826&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033682826&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0033682826

SN - 1066-1395

SP - 177

EP - 182

JO - Proceedings of the IEEE Great Lakes Symposium on VLSI

JF - Proceedings of the IEEE Great Lakes Symposium on VLSI

Y2 - 2 March 2000 through 4 March 2000

ER -

SPARTA: Simulation of physics on a real-time architecture

Abstract

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this