Spintronic devices for ultra-low power neuromorphic computation (Special session paper)

Abhronil Sengupta; Karthik Yogendra; Kaushik Roy

doi:10.1109/ISCAS.2016.7527392

Spintronic devices for ultra-low power neuromorphic computation (Special session paper)

Abhronil Sengupta, Karthik Yogendra, Kaushik Roy

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

19 Scopus citations

Abstract

Emerging spin-transfer torque mechanisms in devices like vertical spin valves, lateral spin valves, domain wall motion based devices, spin-torque oscillators and spin-orbit torque based devices have opened up new possibilities of mimicking various neural and synaptic functionalities by the underlying device physics. In this paper, we review various spintronic device structures that can provide a compact and area-efficient implementation of artificial neurons and synapses. Neuromorphic architectures based on such spintronic devices can potentially provide ∼ 10-100× lower energy consumption in comparison to a baseline CMOS implementation.

Original language	English (US)
Title of host publication	ISCAS 2016 - IEEE International Symposium on Circuits and Systems
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	922-925
Number of pages	4
ISBN (Electronic)	9781479953400
DOIs	https://doi.org/10.1109/ISCAS.2016.7527392
State	Published - Jul 29 2016
Event	2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016 - Montreal, Canada Duration: May 22 2016 → May 25 2016

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	2016-July
ISSN (Print)	0271-4310

Other

Other	2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016
Country/Territory	Canada
City	Montreal
Period	5/22/16 → 5/25/16

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/ISCAS.2016.7527392

Cite this

Sengupta, A., Yogendra, K., & Roy, K. (2016). Spintronic devices for ultra-low power neuromorphic computation (Special session paper). In ISCAS 2016 - IEEE International Symposium on Circuits and Systems (pp. 922-925). Article 7527392 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2016-July). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2016.7527392

@inproceedings{5f345f0fbeb94c42a67ce9e0a74faff7,

title = "Spintronic devices for ultra-low power neuromorphic computation (Special session paper)",

abstract = "Emerging spin-transfer torque mechanisms in devices like vertical spin valves, lateral spin valves, domain wall motion based devices, spin-torque oscillators and spin-orbit torque based devices have opened up new possibilities of mimicking various neural and synaptic functionalities by the underlying device physics. In this paper, we review various spintronic device structures that can provide a compact and area-efficient implementation of artificial neurons and synapses. Neuromorphic architectures based on such spintronic devices can potentially provide ∼ 10-100× lower energy consumption in comparison to a baseline CMOS implementation.",

author = "Abhronil Sengupta and Karthik Yogendra and Kaushik Roy",

note = "Publisher Copyright: {\textcopyright} 2016 IEEE.; 2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016 ; Conference date: 22-05-2016 Through 25-05-2016",

year = "2016",

month = jul,

day = "29",

doi = "10.1109/ISCAS.2016.7527392",

language = "English (US)",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "922--925",

booktitle = "ISCAS 2016 - IEEE International Symposium on Circuits and Systems",

address = "United States",

}

Sengupta, A, Yogendra, K & Roy, K 2016, Spintronic devices for ultra-low power neuromorphic computation (Special session paper). in ISCAS 2016 - IEEE International Symposium on Circuits and Systems., 7527392, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2016-July, Institute of Electrical and Electronics Engineers Inc., pp. 922-925, 2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016, Montreal, Canada, 5/22/16. https://doi.org/10.1109/ISCAS.2016.7527392

Spintronic devices for ultra-low power neuromorphic computation (Special session paper). / Sengupta, Abhronil; Yogendra, Karthik; Roy, Kaushik.
ISCAS 2016 - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 2016. p. 922-925 7527392 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2016-July).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Spintronic devices for ultra-low power neuromorphic computation (Special session paper)

AU - Sengupta, Abhronil

AU - Yogendra, Karthik

AU - Roy, Kaushik

PY - 2016/7/29

Y1 - 2016/7/29

N2 - Emerging spin-transfer torque mechanisms in devices like vertical spin valves, lateral spin valves, domain wall motion based devices, spin-torque oscillators and spin-orbit torque based devices have opened up new possibilities of mimicking various neural and synaptic functionalities by the underlying device physics. In this paper, we review various spintronic device structures that can provide a compact and area-efficient implementation of artificial neurons and synapses. Neuromorphic architectures based on such spintronic devices can potentially provide ∼ 10-100× lower energy consumption in comparison to a baseline CMOS implementation.

AB - Emerging spin-transfer torque mechanisms in devices like vertical spin valves, lateral spin valves, domain wall motion based devices, spin-torque oscillators and spin-orbit torque based devices have opened up new possibilities of mimicking various neural and synaptic functionalities by the underlying device physics. In this paper, we review various spintronic device structures that can provide a compact and area-efficient implementation of artificial neurons and synapses. Neuromorphic architectures based on such spintronic devices can potentially provide ∼ 10-100× lower energy consumption in comparison to a baseline CMOS implementation.

UR - http://www.scopus.com/inward/record.url?scp=84983456694&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84983456694&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2016.7527392

DO - 10.1109/ISCAS.2016.7527392

M3 - Conference contribution

AN - SCOPUS:84983456694

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 922

EP - 925

BT - ISCAS 2016 - IEEE International Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016

Y2 - 22 May 2016 through 25 May 2016

ER -

Sengupta A, Yogendra K, Roy K. Spintronic devices for ultra-low power neuromorphic computation (Special session paper). In ISCAS 2016 - IEEE International Symposium on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc. 2016. p. 922-925. 7527392. (Proceedings - IEEE International Symposium on Circuits and Systems). doi: 10.1109/ISCAS.2016.7527392

Spintronic devices for ultra-low power neuromorphic computation (Special session paper)

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this