TY - JOUR
T1 - Thermally-Aware Layout Design of β-GaO Lateral MOSFETs
AU - Kim, Samuel H.
AU - Shoemaker, Daniel
AU - Chatterjee, Bikramjit
AU - Green, Andrew J.
AU - Chabak, Kelson D.
AU - Heller, Eric R.
AU - Liddy, Kyle J.
AU - Jessen, Gregg H.
AU - Graham, Samuel
AU - Choi, Sukwon
N1 - Publisher Copyright:
© 1963-2012 IEEE.
PY - 2022/3/1
Y1 - 2022/3/1
N2 - $\beta $ -phase gallium oxide ( $\beta $ -Ga2O3) is drawing significant attention in the power electronics field due to its remarkable critical electric field strength [greater than gallium nitride (GaN) and silicon carbide (SiC)] and the availability of high-quality melt-grown substrates providing the opportunity for low-cost manufacturing. However, because of the low thermal conductivity of $\beta $ -Ga2O3, thermal management strategies at the device-level are required to achieve the targeted high-power capabilities. In this work, the effects of the anisotropic thermal conductivity of $\beta $ -Ga2O3 and the geometrical design of the metal electrodes/interconnects on the device self-heating were investigated. For a power density ( ${P}_{\text {dis}}$ ) of 1 W/mm at ${V}_{\text {GS}} =$ 4 V (i.e., a fully open channel condition), when the channel width is along a direction perpendicular to ( $\bar {{2}}{01}$ ), the channel temperature decreases by 10% as compared to a case aligning the channel length along the direction close to [100]. Also, by decreasing the width of the interconnect between the drain electrode and the metal bond pad (serving as a heat pathway) from 100 to $10~\mu \text{m}$ (90% reduction), the channel temperature increased by 8% for ${P}_{\text {dis}} =$ 1 W/mm. Last, for devices with identical heat generation profiles, increasing the distance between the gate and drain contact from 1 to 10 $\mu \text{m}$ , results in a 35% increase in the channel temperature rise. This work highlights the importance of thermally aware device layout design for lateral $\beta $ -Ga2O3 transistors, in terms of maximizing both the electrical and thermal performance.
AB - $\beta $ -phase gallium oxide ( $\beta $ -Ga2O3) is drawing significant attention in the power electronics field due to its remarkable critical electric field strength [greater than gallium nitride (GaN) and silicon carbide (SiC)] and the availability of high-quality melt-grown substrates providing the opportunity for low-cost manufacturing. However, because of the low thermal conductivity of $\beta $ -Ga2O3, thermal management strategies at the device-level are required to achieve the targeted high-power capabilities. In this work, the effects of the anisotropic thermal conductivity of $\beta $ -Ga2O3 and the geometrical design of the metal electrodes/interconnects on the device self-heating were investigated. For a power density ( ${P}_{\text {dis}}$ ) of 1 W/mm at ${V}_{\text {GS}} =$ 4 V (i.e., a fully open channel condition), when the channel width is along a direction perpendicular to ( $\bar {{2}}{01}$ ), the channel temperature decreases by 10% as compared to a case aligning the channel length along the direction close to [100]. Also, by decreasing the width of the interconnect between the drain electrode and the metal bond pad (serving as a heat pathway) from 100 to $10~\mu \text{m}$ (90% reduction), the channel temperature increased by 8% for ${P}_{\text {dis}} =$ 1 W/mm. Last, for devices with identical heat generation profiles, increasing the distance between the gate and drain contact from 1 to 10 $\mu \text{m}$ , results in a 35% increase in the channel temperature rise. This work highlights the importance of thermally aware device layout design for lateral $\beta $ -Ga2O3 transistors, in terms of maximizing both the electrical and thermal performance.
UR - http://www.scopus.com/inward/record.url?scp=85124225674&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85124225674&partnerID=8YFLogxK
U2 - 10.1109/TED.2022.3143779
DO - 10.1109/TED.2022.3143779
M3 - Article
AN - SCOPUS:85124225674
SN - 0018-9383
VL - 69
SP - 1251
EP - 1257
JO - IEEE Transactions on Electron Devices
JF - IEEE Transactions on Electron Devices
IS - 3
ER -