Tools for chip-package co-design

Paul D. Franzon, Madhavan Swaminathan

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

As operating frequencies and system density increased, this “over the wall” sequential design strategy no longer worked. Table 14.1 summarizes the issues that have become important over the TABLE 14.1 Summary of Some of the Main issues, Solutions and Open Challenges in Chip-Package Co-design last decade, along with the solutions available and challenges still open. e next two sections discuss this table in detail, rst looking at digital co-design and then mixed-signal co-design. e following section provides a brief overview of the most successful co-design tool to date, the IBIS macromodeling language before presenting the conclusions, and an annotated bibliography.

Original languageEnglish (US)
Title of host publicationElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology
PublisherCRC Press
Pages335-348
Number of pages14
ISBN (Electronic)9781482254617
ISBN (Print)9781482254600
DOIs
StatePublished - Jan 1 2017

All Science Journal Classification (ASJC) codes

  • General Engineering

Fingerprint

Dive into the research topics of 'Tools for chip-package co-design'. Together they form a unique fingerprint.

Cite this