Abstract
We consider the problem of transistor sizing in a static CMOS layout to minimize the power consumption of the circuit subject to a given delay constraint. Based on our characterization of the short circuit power dissipation of a CMOS circuit we show that the transistors of a gate with high fan-out load should be enlarged to minimize the power consumption of the circuit. We derive analytical formulation for computing the power optimal size of a transistor and isolate the factor affecting the power optimal size. We extend our model to analyze power-delay characteristic of a CMOS circuit and derive the power-delay optimal size of a transistor. Based on our model we develop heuristics to perform transistor sizing in CMOS layouts for minimizing power consumption while meeting given delay constraints. Experimental results (SPICE simulations) are presented to confirm the correctness of our analytical model.
Original language | English (US) |
---|---|
Pages | 167-172 |
Number of pages | 6 |
DOIs | |
State | Published - 1995 |
Event | Proceedings of the 1995 International Symposium on Low Power Design - Dana Point, CA, USA Duration: Apr 23 1995 → Apr 26 1995 |
Conference
Conference | Proceedings of the 1995 International Symposium on Low Power Design |
---|---|
City | Dana Point, CA, USA |
Period | 4/23/95 → 4/26/95 |
All Science Journal Classification (ASJC) codes
- General Engineering