TY - GEN
T1 - Ultra low power circuit design using tunnel FETs
AU - Mukundrajan, Ravindhiran
AU - Cotter, Matthew
AU - Saripalli, Vinay
AU - Irwin, Mary Jane
AU - Datta, Suman
AU - Narayanan, Vijaykrishnan
N1 - Copyright:
Copyright 2012 Elsevier B.V., All rights reserved.
PY - 2012
Y1 - 2012
N2 - The proliferation of ubiquitous and mobile computing systems has created a new segment in the design space where energy efficiency is the most critical design parameter. With the end user expecting more functionality from these types of systems, there is a pressing need to evaluate emerging technologies that can overcome the limitations of CMOS. This work evaluates the potential of one such prospective MOSFET replacement device - the Tunnel FET (TFET). Novel circuit designs are presented to overcome unique design challenges posed by TFETs. The impacts of the proposed design techniques are characterized and a sparse prefix tree adder employing the proposed designs is presented. A considerable improvement in delay and significant reduction in energy is observed due to the combined impact of circuit and technology co-exploration.
AB - The proliferation of ubiquitous and mobile computing systems has created a new segment in the design space where energy efficiency is the most critical design parameter. With the end user expecting more functionality from these types of systems, there is a pressing need to evaluate emerging technologies that can overcome the limitations of CMOS. This work evaluates the potential of one such prospective MOSFET replacement device - the Tunnel FET (TFET). Novel circuit designs are presented to overcome unique design challenges posed by TFETs. The impacts of the proposed design techniques are characterized and a sparse prefix tree adder employing the proposed designs is presented. A considerable improvement in delay and significant reduction in energy is observed due to the combined impact of circuit and technology co-exploration.
UR - http://www.scopus.com/inward/record.url?scp=84867765342&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84867765342&partnerID=8YFLogxK
U2 - 10.1109/ISVLSI.2012.70
DO - 10.1109/ISVLSI.2012.70
M3 - Conference contribution
AN - SCOPUS:84867765342
SN - 9780769547671
T3 - Proceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012
SP - 153
EP - 158
BT - Proceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012
T2 - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012
Y2 - 19 August 2012 through 21 August 2012
ER -
