Abstract
This paper presents the design of an experimental ASIC for an all-digital adaptive equalizer for magnetic channels. The equalizer design, which is based on an RNS chip architecture, is presented at a system level, with particular attention to choices of word length, scaling, algorithm performance, and specifics of the RNS modules used to implement the LMS adaptive algorithm. It is believed that the short wordlength and high speed requirements of an adaptive equalizer in this particular application make it ideal for an efficient solution through RNS design techniques.
Original language | English (US) |
---|---|
Title of host publication | Midwest Symposium on Circuits and Systems |
Editors | Anon |
Publisher | IEEE |
Pages | 782-785 |
Number of pages | 4 |
Volume | 2 |
State | Published - 1997 |
Event | Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2) - Sacramento, CA, USA Duration: Aug 3 1997 → Aug 6 1997 |
Other
Other | Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2) |
---|---|
City | Sacramento, CA, USA |
Period | 8/3/97 → 8/6/97 |
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering
- Electronic, Optical and Magnetic Materials